



Semester-Long Internship Spring 2026
On
Designing Integrated Circuit in eSim

Submitted by
Vanna Nilavan Mani
Department of Electronics and Communication Engineering
Meenakshi Sundararajan Engineering College Chennai

Under the guidance of
Prof. Prabhu Ramachandran
Aerospace Engineering Department
IIT Bombay

Mentors
Mr. Varad Patil
Mr. Sumanto Kar

May 19, 2026

Acknowledgement

I would like to express my deepest gratitude to **Prof. Prabhu Ramachandran** for providing me the opportunity to be a part of the FOSSEE internship program and for supporting open-source engineering tool development at IIT Bombay. His guidance and vision have encouraged students and researchers to actively contribute to the open-source ecosystem.

I would also like to acknowledge **Prof. Kannan M. Moudgalya** for his foundational role in establishing and nurturing the FOSSEE initiative. His contributions toward open-source education and the creation of the FOSSEE fellowship framework have directly shaped the platform through which this internship was undertaken.

My sincere appreciation extends to my mentor, **Mr. Sumanto Kar**, for his continual support, technical guidance, and encouragement throughout the duration of this project. His insights and feedback played a key role in refining ideas, overcoming challenges, and ensuring timely completion of the tasks assigned to me.

I would also like to thank my internal mentors, **Mr. Varad Patil** and **Ms. Shanthi Priya K** for their valuable guidance, coordination, and administrative support.

Finally, I would like to thank my family and friends for their constant encouragement and support throughout this journey.

Contents

Acknowledgement	1
1 Introduction	3
1.1 eSim	3
1.1.1 Kicad	3
1.1.2 Ngspice	3
1.1.3 KiCad to Ngspice converter	3
1.1.4 Subcircuit Builder	3
1.1.5 NGHDL	3
1.1.6 NgVeri	4
1.1.7 Makerchip	4
2 Abstract	5
2.1 Approach	5
3 Integrated Circuit Design	6
3.1 $\mu A107$	6
3.1.1 Description	6
3.1.2 Pin Diagram	6
3.1.3 Sub-Circuit Diagram	7
3.1.4 Test-Circuit Diagram	7
3.1.5 NgSpice Plot	8
3.2 $\mu A799$	9
3.2.1 Description	9
3.2.2 Pin Diagram	10
3.2.3 Sub-Circuit Diagram	10
3.2.4 Test-Circuit Diagram	11
3.2.5 NgSpice Plot	12
3.3 $\mu A740$	13
3.3.1 Description	13
3.3.2 Pin Diagram	14
3.3.3 Sub-Circuit Diagram	14
3.3.4 Test-Circuit Diagram	15
3.3.5 NgSpice Plot	16
3.4 $\mu A798$	17
3.4.1 Description	17
3.4.2 Pin Diagram	18
3.4.3 Sub-Circuit Diagram	18
3.4.4 Test-Circuit Diagram	19

3.4.5	NgSpice Plot	20
3.5	$\mu A747$	21
3.5.1	Description	21
3.5.2	Pin Diagram	22
3.5.3	Sub-Circuit Diagram	22
3.5.4	Test-Circuit Diagram	23
3.5.5	NgSpice Plot	24
3.6	$\mu A748$	25
3.6.1	Description	25
3.6.2	Pin Diagram	26
3.6.3	Sub-Circuit Diagram	26
3.6.4	Test-Circuit Diagram	27
3.6.5	NgSpice Plot	28
3.7	CD4072B	29
3.7.1	Description	29
3.7.2	Pin Diagram	30
3.7.3	Sub-Circuit Diagram	30
3.7.4	Test-Circuit Diagram	31
3.7.5	NgSpice Plot	32
3.8	CD4042A	33
3.8.1	Description	33
3.8.2	Pin Diagram	34
3.8.3	Sub-Circuit Diagram	35
3.8.4	Test-Circuit Diagram	36
3.8.5	NgSpice Plot	37
4	Conclusion and Future Scope	39
	Bibliography	40

Chapter 1

Introduction

FOSSEE (Free/Libre and Open Source Software for Education) project promotes the use of FLOSS tools to improve the quality of education in our country. It aims to reduce dependency on proprietary software in educational institutions. It encourages the use of FLOSS tools through various activities to ensure commercial software is replaced by equivalent FLOSS tools. It also develops new FLOSS tools and upgrade existing tools to meet requirements in academia and research.

The FOSSEE project is part of the National Mission on Education through Information and Communication Technology (ICT), Ministry of Human Resource Development (MHRD), Government of India.

1.1 eSim

eSim is a CAD tool that helps electronic system designers to design, test, and analyze their circuits. The important feature of this tool is that it is open source, allowing users to modify the source as per their needs. The software provides a generic, modular, and extensible platform for experimenting with electronic circuits. eSim is built using various free/libre and open-source software components including:

1.1.1 Kicad

Integrated software where all functions of circuit drawing, control, layout, library management, and access to the PCB design software are carried out.

1.1.2 Ngspice

Ngspice is a general-purpose circuit simulation program for nonlinear dc, nonlinear transient, and linear ac analysis.

1.1.3 KiCad to Ngspice converter

Analysis parameters, source details are provided through this module. It allows us to add and edit the device models and subcircuits included in the circuit schematic.

1.1.4 Subcircuit Builder

This module allows the user to create a subcircuit for a component. Once the subcircuit for a component is created, the user can use it in other circuits.

1.1.5 NGHDL

A module for mixed signal circuit simulation, is also integrated with eSim. It makes use of VHDL code.

1.1.6 NgVeri

NgVeri, a module for mixed signal circuit simulation, is also integrated with eSim. It makes use of Verilog/System Verilog/Transaction-Level Verilog code.

1.1.7 Makerchip

Makerchip is a cloud-based browser application developed by Redwood EDA to do digital circuit design. One can simulate Verilog/SystemVerilog/Transaction-Level Verilog code in Makerchip.

Chapter 2

Abstract

The objective of this internship was to design and develop various integrated circuits using the Subcircuit Builder Method in eSim. This involved modeling the ICs with eSim library files and subsequently simulating them with different circuits. The goal was to expand the eSim Subcircuit Library for future use, enhancing its utility and application in educational and practical scenarios.

2.1 Approach

- Identify and research an integrated circuit (IC) that is not currently available in the eSim library.
- Obtain and study the datasheet of the selected IC thoroughly.
- Carefully examine the schematic provided in the datasheet.
- Accurately recreate the schematic in eSim using the Subcircuit Builder Method.
- Model the IC in eSim, ensuring all parameters and configurations match those in the datasheet.
- Simulate the integrated circuit within eSim, testing it with various circuits to verify its functionality.
- Document the process and results to contribute to the future use and expansion of the eSim Subcircuit Library.

Chapter 3

Integrated Circuit Design

3.1 $\mu\text{A}107$

3.1.1 Description

The $\mu\text{A}107$ is a general-purpose operational amplifier developed using the Fairchild Planar epitaxial process technology. These ICs are designed to provide improved accuracy, low noise, low offset voltage, and very low input current compared to earlier operational amplifiers such as the $\mu\text{A}709$ and $\mu\text{A}741$. The devices are internally compensated for stable operation and are suitable for high impedance applications. They can be used in integrators, sample-and-hold circuits, slow ramp generators, voltage followers, and amplifier circuits. The $\mu\text{A}107$ series also offers excellent temperature stability and reliable performance over a wide operating temperature range.

Features Of $\mu\text{A}107$

- **Low Input Current:** Suitable for high impedance applications and precision circuits.
- **Low Offset Voltage:** Provides better accuracy and stable amplifier operation.
- **Internal Frequency Compensation:** Ensures stable performance without requiring external compensation components.

3.1.2 Pin Diagram




Figure 3.1: Pin Diagram of $\mu\text{A}107$

3.1.3 Sub-Circuit Diagram




Figure 3.2: Sub-Circuit of $\mu A107$

3.1.4 Test-Circuit Diagram




Figure 3.3: Test Circuit of $\mu A107$

3.1.5 NgSpice Plot




Figure 3.4: Input Graph of $\mu A107$




Figure 3.5: Output Graph of $\mu A107$

3.2 $\mu A799$

3.2.1 Description

The $\mu A799$ is a monolithic operational amplifier designed for general-purpose analog applications. It is internally frequency compensated for stable operation over a wide range of supply voltages. The device offers high gain, low power consumption, and a wide common mode input range that includes ground or negative supply voltage. It is suitable for amplifiers, filters, oscillators, comparators, and signal processing circuits.

Features Of $\mu A799$

- **Wide Operating Voltage Range:** Supports single supply operation from 3V to 36V and dual supply operation up to $\pm 18V$.
- **Internally Compensated:** Provides stable operation without requiring external compensation components.
- **Low Power Consumption:** Consumes very low supply current for efficient circuit operation.

3.2.2 Pin Diagram





Figure 3.6: Pin Diagram of $\mu A799$

3.2.3 Sub-Circuit Diagram



3.2.4 Test-Circuit Diagram




Figure 3.8: Test Circuit of $\mu A799$

3.2.5 NgSpice Plot




Figure 3.9: Input Graph of $\mu A799$




Figure 3.10: Output Graph of $\mu A799$

3.3 $\mu A740$

3.3.1 Description

The $\mu A740$ is a high performance FET input operational amplifier designed for analog applications requiring very high input impedance and low input bias current. It provides high slew rate, wide operating voltage range, and stable operation without external frequency compensation. The device is suitable for voltage followers, active filters, integrators, sample-and-hold circuits, and general amplifier applications.

Features Of $\mu A740$

- **High Input Impedance:** Very high input impedance of about 1,000,000 $M\Omega$ makes it suitable for high impedance circuits.
- **No Frequency Compensation Required:** Internally compensated for stable closed-loop operation without external components.
- **Short Circuit Protection:** Output is protected against short circuit conditions for reliable operation.

3.3.2 Pin Diagram




Figure 3.11: Pin Diagram of $\mu A740$

3.3.3 Sub-Circuit Diagram




Figure 3.12: Sub-Circuit of $\mu A740$

3.3.4 Test-Circuit Diagram




Figure 3.13: Test Circuit of $\mu A740$

3.3.5 NgSpice Plot




Figure 3.14: Input Graph of $\mu A740$




Figure 3.15: Output Graph of $\mu A740$

3.4 $\mu A798$

3.4.1 Description

The $\mu A798$ is a dual operational amplifier containing two independent high gain internally frequency compensated operational amplifiers in a single package. It is designed for operation with single or dual power supplies and provides wide operating voltage range, high gain, and low power consumption. The device is suitable for filters, oscillators, comparators, and general analog applications.

Features Of $\mu A798$

- **Dual Operational Amplifiers:** Contains two independent op-amps in a single IC package.
- **Wide Supply Voltage Range:** Supports single supply from 3V to 36V and dual supply up to $\pm 18V$.
- **Internally Compensated:** Provides stable operation without external frequency compensation.

3.4.2 Pin Diagram




Figure 3.16: Pin Diagram of $\mu A798$

3.4.3 Sub-Circuit Diagram




Figure 3.17: Sub-Circuit of $\mu A798$

3.4.4 Test-Circuit Diagram




Figure 3.18: Test Circuit of $\mu A798$

3.4.5 NgSpice Plot




Figure 3.19: Input Graph of $\mu A798$




Figure 3.20: Output Graph of $\mu A798$

3.5 $\mu A747$

3.5.1 Description

The $\mu A747$ is a dual frequency-compensated operational amplifier containing two high performance operational amplifiers in a single package. It is designed for analog applications where compact size, high gain, and stable operation are required. The device provides wide operating voltage range, short circuit protection, and requires no external frequency compensation components.

Features Of $\mu A747$

- **Dual Operational Amplifiers:** Contains two independent operational amplifiers in one IC package.
- **No Frequency Compensation Required:** Internally frequency compensated for stable closed-loop operation.
- **Short Circuit Protection:** Output is protected against short circuit conditions for reliable performance.

3.5.2 Pin Diagram




Figure 3.21: Pin Diagram of $\mu A747$

3.5.3 Sub-Circuit Diagram




Figure 3.22: Sub-Circuit of $\mu A747$

3.5.4 Test-Circuit Diagram




Figure 3.23: Test Circuit of $\mu A747$

3.5.5 NgSpice Plot




Figure 3.24: Input Graph of $\mu A747$




Figure 3.25: Output Graph of $\mu A747$

3.6 $\mu A748$

3.6.1 Description

The $\mu A748$ is a precision single operational amplifier designed for general purpose analog applications. It provides low offset voltage, low power consumption, and stable operation with frequency compensation. The device offers short circuit protection, wide common mode voltage range, and reliable performance in amplifier and comparator applications.

Features Of $\mu A748$

- **Low Offset Voltage:** Maximum input offset voltage of 3 mV over temperature range.
- **Frequency Compensation:** Stable operation using a single 30 pF compensation capacitor.
- **Short Circuit Protection:** Continuous output short circuit protection for reliable operation.

3.6.2 Pin Diagram




Figure 3.26: Pin Diagram of $\mu A748$

3.6.3 Sub-Circuit Diagram




Figure 3.27: Sub-Circuit of $\mu A748$

3.6.4 Test-Circuit Diagram




Figure 3.28: Test Circuit of $\mu A748$

3.6.5 NgSpice Plot




Figure 3.29: Input Graph of $\mu A748$




Figure 3.30: Output Graph of $\mu A748$

3.7 CD4072B

3.7.1 Description

The CD4072B is a CMOS Triple 3-Input OR Gate IC designed for implementing positive logic OR functions in digital electronic circuits. It contains three independent 3-input OR gates in a single package and provides high noise immunity, low power consumption, and reliable CMOS performance over a wide operating voltage range.

Features Of CD4072B

- **Triple 3-Input OR Gates:** Contains three independent 3-input OR gates in a single IC package.
- **Wide Operating Voltage Range:** Operates with supply voltages from 3V to 18V.
- **Low Power Consumption:** CMOS design provides very low quiescent power dissipation.

3.7.2 Pin Diagram




Figure 3.31: Pin Diagram of CD4072B

3.7.3 Sub-Circuit Diagram




Figure 3.32: Sub-Circuit of CD4072B

3.7.4 Test-Circuit Diagram




Figure 3.33: Test Circuit of CD4072B

3.7.5 NgSpice Plot




Figure 3.34: Input Graph of CD4072B




Figure 3.35: Output Graph of CD4072B

3.8 CD4042A

3.8.1 Description

The CD4042A is a CMOS Quad Clocked “D” Latch IC that contains four latch circuits controlled by a common clock signal. It provides complementary Q and \bar{Q} outputs for each latch and supports polarity control for clock operation. The device offers low power consumption, high noise immunity, and reliable CMOS performance for data storage and digital logic applications.

Features Of CD4042A

- **Quad D Latch:** Contains four independent clocked D latch circuits in a single IC.
- **Complementary Outputs:** Provides both Q and \bar{Q} outputs for each latch.
- **Low Power Consumption:** CMOS technology ensures very low quiescent power dissipation.

3.8.2 Pin Diagram




Figure 3.36: Pin Diagram of CD4042A

3.8.3 Sub-Circuit Diagram




Figure 3.37: Sub-Circuit of CD4042A

3.8.4 Test-Circuit Diagram




Figure 3.38: Test Circuit of CD4042A

3.8.5 NgSpice Plot




Figure 3.39: Input Graph of CD4042A




Figure 3.40: Output Graph of CD4042A

Chapter 4

Conclusion and Future Scope

This project successfully demonstrates the comprehensive design and simulation of integrated circuits utilizing the eSim platform. The process encompassed schematic development, component interconnection, and rigorous simulation, culminating in the validation of the circuit's intended functionality. Through this endeavor, a deeper understanding of digital circuit principles and practical experience with an open-source EDA tool were achieved. The project not only reinforces foundational concepts in design but also highlights the significance of accessible simulation environments in fostering innovation and skill development in electronic design automation.

This project highlights the growing importance of open-source EDA tools like eSim, which can be further developed to support more complex designs and automated verification processes, thereby contributing significantly to both educational and industrial domains.

Bibliography

1. μ A107
<https://datasheet4u.com/datasheets/Fairchild/UA107/13054651>
2. μ A799
<https://www.datasheetarchive.com/datasheet/uA799/Fairchild-Semiconductor?term=ua799>
3. μ A740
<https://datasheet4u.com/datasheets/Fairchild/UA740/1305446>
4. μ A798
https://bitsavers.trailing-edge.com/components/fairchild/_dataBooks/1979_Fairchild_Linear_Op-Amp_Data_Book.pdf
5. μ A747
https://bitsavers.trailing-edge.com/components/fairchild/_dataBooks/1979_Fairchild_Linear_Op-Amp_Data_Book.pdf
6. μ A748
https://bitsavers.trailing-edge.com/components/fairchild/_dataBooks/1979_Fairchild_Linear_Op-Amp_Data_Book.pdf
7. CD4072B
<https://www.ti.com/lit/ds/symlink/cd4071b.pdf>
8. CD4042A
<https://www.alldatasheet.com/datasheet-pdf/pdf/114733/TI/CD4042B.html>