



eSim Semester Long Internship Spring 2026

on

Openroad Integration in eSim

Submitted by

Adarsh Pratap Singh

VIT Bhopal University

Under the guidance of

Prof. Prabhu Ramachandran

Principal Investigator

Department of Aerospace Engineering

Indian Institute of Technology Bombay

10 May 2026

Acknowledgment

I would like to express my deepest gratitude to Prof. Prabhu Ramachandran for providing me the opportunity to be a part of the FOSSEE internship program and for supporting open-source engineering tool development at IIT Bombay. His guidance and vision have encouraged students and researchers to actively contribute to the open-source ecosystem.

I would also like to acknowledge Prof. Kannan M. Moudgalya for his foundational role in establishing and nurturing the FOSSEE initiative. His contributions toward open-source education and the creation of the FOSSEE fellowship framework have directly shaped the platform through which this internship was undertaken.

My sincere appreciation extends to my mentor, Mr. Sumanto Kar, for his continual support, technical guidance, and encouragement throughout the duration of this project. His insights and feedback played a key role in refining ideas, overcoming challenges, and ensuring timely completion of the tasks assigned to me.

I would also like to thank my internal mentors, Mr. Varad Patil, Ms. Shanthi Priya K., and the rest of the internal mentoring team, for their valuable guidance, coordination, and technical inputs during the internship. Their mentorship contributed significantly to the clarity, progress, and successful execution of the work.

This internship has been an enriching learning experience, allowing me to work closely with open-source EDA tools, develop IC subcircuits in eSim, and gain exposure to real-world circuit modeling and simulation workflows. The knowledge acquired during this period will undoubtedly support my future academic and professional pursuits.

I would also like to thank the entire FOSSEE team for their coordination, assistance, and timely interactions at various stages of this work. Their collective efforts ensured smooth workflow, resource accessibility, and effective project execution.

Abstract

This report documents the work carried out during the FOSSEE Summer Internship 2026 at IIT Bombay. The primary objective of this internship was to integrate the eSim Electronic Design Automation (EDA) tool with the OpenROAD RTL-to-GDSII physical design flow, thereby creating a complete end-to-end open-source EDA pipeline — from schematic capture all the way to silicon layout generation.

Before this integration existed, eSim users could draw circuits, simulate them using Ngspice, and verify digital logic using NgVeri. However, there was no way to take those designs further into physical implementation — meaning students and researchers could not generate actual chip layouts from their eSim designs.

This internship bridges that gap. The work involved writing new Python modules, modifying existing eSim source files, creating Docker-based deployment infrastructure, and providing complete example circuits that demonstrate the full flow from schematic to GDSII layout. All code developed during this internship is available as Pull Request #473 on the FOSSEE/eSim GitHub repository, and also at the dedicated plugin repository: https://github.com/FOSSEE/eSim-to-OpenROAD_Design_Flow_Plugin

Contents

Acknowledgment	1
Abstract	2
1 Introduction to eSim	6
1.1 Overview	6
1.2 History and Motivation	7
1.3 Architecture of eSim	8
1.4 The KiCad-to-Ngspice Pipeline	9
1.5 Importance of PDKs and the SkyWater 130nm PDK	9
2 eSim Installation and Setup	11
2.1 System Requirements	11
2.2 Step-by-Step Installation	11
2.2.1 Step 1: Install Docker	11
2.2.2 Step 2: Clone the eSim Repository	12
2.2.3 Step 3: Switch to PR #473 (OpenROAD Integration Branch)	12
2.2.4 Step 4: Install OpenROAD Flow Scripts	13
2.2.5 Step 5: Launch eSim	13
2.3 Directory Structure of eSim	14
2.4 Installation Scripts Modified During This Internship	15
2.4.1 scripts/launcher-esim.sh	15
2.4.2 scripts/setup-esim.sh	15
2.4.3 nghdl/install-nghdl-scripts/install-nghdl-22.04.sh	16
3 eSim and OpenROAD Integration	17
3.1 What is OpenROAD?	17
3.2 Why Integrate eSim with OpenROAD?	18
3.3 Integration Architecture Overview	19
3.4 The netlist_to_verilog.py Module — Detailed Explanation	20
3.4.1 Module Name Normalization	20

3.4.2	Intelligent Stage ODB Detection	20
3.4.3	Automatic Clock Detection	21
3.4.4	Automatic Config File Generation	21
3.5	The OpenROAD.py Module — The GUI Bridge	22
4	Docker Setup and Deployment	24
4.1	Why Docker for This Integration?	24
4.2	Existing Docker Infrastructure in eSim	25
4.3	OpenROAD Addition to the Dockerfile	25
4.4	Building and Running the Docker Image	26
4.4.1	Build the Image	26
4.4.2	Run with X11 on Linux	26
4.4.3	Run with VNC (any OS)	26
5	Comprehensive Code Comparison	28
5.1	Overview of Changes	28
5.2	Summary of All Changes	28
5.3	Detailed Analysis of Key Changes	28
5.3.1	Changes to Maker.py	28
5.3.2	Changes to NgVeri.py	30
6	Detailed File-by-File Analysis	32
6.1	netlist_to_verilog.py — Complete Analysis	32
6.1.1	The Problem This File Solves	32
6.1.2	Verilog File Search Logic	32
6.1.3	Main Flow Execution	33
6.2	Example Circuits	34
6.2.1	Half Adder Example	34
6.2.2	Full Adder Example	35
6.2.3	Counter Example	35
7	Guidance for Future Interns	36
7.1	Where This Work Left Off	36
7.2	How to Set Up the Development Environment	37
7.3	Key Files to Understand First	37
7.4	Common Issues and Troubleshooting	38
8	Conclusion and Future Work	39
8.1	Conclusion	39
8.2	Future Work	40

References

Chapter 1

Introduction to eSim

1.1 Overview

eSim is a free and open-source Electronic Design Automation (EDA) tool developed by FOSSEE (Free and Open Source Software for Education) at IIT Bombay. It is designed to help students, researchers, and engineers design, simulate, and analyze electronic circuits without needing expensive proprietary software. eSim brings together several well-established open-source tools under a single unified graphical interface, making it accessible even to beginners in electronics design.

Think of eSim as a complete electronics workbench on your computer — you can draw your circuit, run simulations, see waveforms, design digital logic, and now, with this integration, even generate chip layouts — all for free.

The major tools integrated within eSim are:

- **KiCad** — A powerful open-source tool for drawing electronic schematics and designing PCB (Printed Circuit Board) layouts. It is the starting point for any design in eSim.
- **Ngspice** — The simulation engine that takes your circuit schematic and runs SPICE-based analog and mixed-signal simulations. It produces output files (`.cir.out`) that describe how voltages and currents behave over time.
- **GHDL and Verilator** — Open-source tools for simulating digital hardware description language (HDL) code written in VHDL or Verilog.
- **Makerchip** — An online IDE for writing and simulating TL-Verilog and SystemVerilog designs, integrated directly into eSim.
- **NgVeri** — A unique eSim module that converts Verilog digital models into Ngspice-

compatible code models, enabling mixed-signal simulations where digital and analog blocks interact.

- **OpenROAD Bridge (new)** — The module developed during this internship that takes eSim-generated netlists and feeds them into the OpenROAD physical design flow to produce chip layouts.

eSim is widely used across Indian academic institutions as a cost-effective and legally accessible alternative to commercial EDA suites such as Cadence Virtuoso, Mentor Graphics, and Synopsys Design Compiler, which cost hundreds of thousands of dollars per license.

1.2 History and Motivation

The eSim project was initiated under the FOSSEE programme at IIT Bombay with the primary motivation of democratizing access to EDA tools for Indian engineering students. Before eSim existed, circuit simulation courses in Indian colleges were either skipped due to lack of software licenses, or conducted using illegal copies of proprietary tools.

The development of eSim went through several important milestones:

- **Early versions** focused primarily on SPICE-based analog circuit simulation using Ngspice as the backend.
- **KiCad integration** was added to provide a proper schematic editor, replacing the need to write SPICE netlists by hand.
- **Version 2.x** introduced NgVeri and GHDL support, enabling mixed-signal simulation where a Verilog digital block can be co-simulated with an analog Ngspice circuit.
- **Version 2.5 (current)** introduced Docker-based deployment for better portability and reproducibility across different machines.
- **This internship (2026)** adds OpenROAD integration, enabling physical design from eSim for the first time.

The motivation for this specific internship project was clear: eSim could already help students design and simulate circuits, but it had no path to physical implementation. A student could design a full adder in eSim, simulate it, verify it works — but could not take it further to see how it would look as an actual chip layout. The OpenROAD integration fills this gap completely.

1.3 Architecture of eSim

The eSim architecture follows a modular, pipeline-based design philosophy. Each module is responsible for a specific transformation of the circuit data — from a human-drawn schematic all the way down to simulation results and now physical layout files.

The key principle is that each stage produces output files that serve as input for the next stage. This makes the system modular and extensible — which is exactly what made it possible to add the OpenROAD integration without breaking any existing functionality.

Table 1.1: eSim Component Overview and Responsibilities

Component	Technology	What It Does
Schematic Editor	KiCad 6.0	The user draws the circuit here. Produces a <code>.cir</code> netlist file.
Analog Simulator	Ngspice	Runs SPICE simulation. Produces <code>.cir.out</code> waveform data.
Digital Simulator	GHDL / Verilator	Compiles and simulates Verilog/VHDL digital logic models.
NgVeri Module	Python + Verilator	Converts Verilog digital models into Ngspice code models for mixed-signal use.
Maker Module	Python (PyQt5)	The main GUI tab that orchestrates NgVeri, Makerchip, and other operations.
OpenROAD Bridge	Python (NEW)	Takes the <code>.cir.out</code> netlist, converts it to Verilog, and launches the OpenROAD physical design flow.

The `src/maker/` directory is the brain of eSim’s Python backend. All the important orchestration and conversion logic lives here. The files in this directory that were created or modified as part of this internship are:

- `Maker.py` — The main Makerchip tab widget class
- `NgVeri.py` — The NgVeri tab widget class
- `ModelGeneration.py` — Handles Verilog-to-Ngspice model generation
- `createkicad.py` — Creates KiCad symbol files
- `netlist_to_verilog.py` — **NEW:** The core OpenROAD bridge script
- `OpenROAD.py` — **NEW:** The PyQt5 GUI entry point for OpenROAD

1.4 The KiCad-to-Ngspice Pipeline

To understand where the OpenROAD integration fits in, it is important to first understand the standard eSim workflow. When a user works with eSim, the circuit goes through the following transformation stages:

1. **Schematic Capture in KiCad** — The user opens KiCad inside eSim and draws the circuit by placing components and connecting wires. This is a fully visual process — no code is written at this stage.
2. **Netlist Export** — KiCad exports the schematic as a `.cir` netlist file. This file describes all components and connections in SPICE format, which is a text-based circuit description language used by simulators.
3. **Ngspice Conversion** — eSim processes the netlist and converts it to a format that Ngspice can simulate. This step handles things like component model lookups and simulation command generation.
4. **Simulation** — Ngspice runs the actual simulation and writes the results to a `.cir.out` file. This file contains voltage and current values at every node over time.
5. **Waveform Viewing** — The simulation results are visualized using the GAW3 analog waveform viewer, allowing the user to inspect voltage and current plots.
6. **Verilog Generation (NEW)** — The `netlist_to_verilog.py` script reads the `.cir.out` file and generates a structural Verilog (`.v`) file that represents the logic of the circuit.
7. **Physical Design (NEW)** — OpenROAD takes the Verilog file and runs the complete RTL-to-GDSII physical design flow, producing a chip layout at each stage (synthesis, floorplan, placement, routing, final GDSII).
8. **Layout Viewing (NEW)** — The OpenROAD GUI opens automatically at the furthest completed stage, allowing the user to visually inspect the chip layout.

1.5 Importance of PDKs and the SkyWater 130nm PDK

A Process Design Kit (PDK) is a set of files provided by a semiconductor foundry that describes how their manufacturing process works. In simple terms, a PDK tells the EDA tools: “here are the rules, dimensions, and properties of the transistors, wires, and other structures you can use when designing a chip for our factory.”

Without a PDK, physical design tools like OpenROAD cannot produce a real, manufac-

turable chip layout — they would not know what sizes to use, what materials are available, or what design rules must be followed.

This integration uses the **SkyWater 130nm High Density PDK (sky130hd)**, which is the world's first fully open-source PDK, released by SkyWater Technology Foundry in partnership with Google in 2020. It represents a 130 nanometer CMOS process, which means the smallest transistor features are 130 nanometers wide — large by modern standards, but perfect for educational and research designs.

The sky130hd PDK was chosen for this project because:

- It is completely free and open-source — no license required
- It is officially supported by OpenROAD Flow Scripts
- It has been used in many successful academic tapeouts
- It provides all necessary files: standard cells, timing models, routing rules, DRC decks, and LVS rules

Chapter 2

eSim Installation and Setup

2.1 System Requirements

Before setting up the integrated eSim + OpenROAD environment, it is important to ensure your system meets the following requirements. The OpenROAD build process is particularly demanding in terms of disk space and RAM, as it compiles several large tools from source including Yosys, OpenROAD, and the SkyWater PDK. Skipping any of these requirements may lead to build failures or very slow performance.

2.2 Step-by-Step Installation

This section walks through the complete installation process from a fresh Ubuntu 22.04 machine. Follow each step carefully and in order. Do not skip any step, as each one prepares the environment for the next.

2.2.1 Step 1: Install Docker

Docker is a containerization platform that allows software to run in isolated environments called containers. In this integration, Docker is used to run the OpenROAD flow scripts in a controlled environment where all dependencies are pre-installed and version-pinned. This avoids the common problem of “it works on my machine but not yours.”

```
1 sudo apt-get update
2 sudo apt-get install -y docker.io
3 sudo systemctl start docker
4 sudo systemctl enable docker
5 sudo usermod -aG docker $USER
```

Listing 2.1: Install Docker on Ubuntu 22.04

Table 2.1: System Requirements for eSim + OpenROAD Integration

Component	Requirement and Reason
Operating System	Ubuntu 22.04 LTS — All scripts and dependencies have been tested on this version. Other versions may work but are not guaranteed.
RAM	Minimum 8 GB. 16 GB strongly recommended because OpenROAD compilation and place-and-route are memory-intensive operations.
Storage	At least 50 GB free space. OpenROAD-flowscripts alone requires 15–20 GB after building.
Processor	64-bit x86 CPU. Multi-core processor recommended to speed up the OpenROAD build process.
Docker	Latest version of docker.io. Required for running OpenROAD inside a container during the flow execution.
Git	Any recent version. Required for cloning repositories.
Internet	Required during initial setup for downloading packages and cloning repositories. Not needed after setup.

Important: After running the above commands, you must log out and log back in. This is necessary for the `usermod` change to take effect. Without this step, Docker commands will require `sudo` every time.

2.2.2 Step 2: Clone the eSim Repository

Clone the main FOSSEE eSim repository from GitHub. This downloads the complete eSim source code, examples, library files, and scripts to your local machine.

```
1 git clone https://github.com/FOSSEE/eSim.git
2 cd eSim
```

Listing 2.2: Clone eSim from GitHub

2.2.3 Step 3: Switch to PR #473 (OpenROAD Integration Branch)

This is the most important step for getting the OpenROAD integration. Pull Request #473 contains all the modifications made during this internship — the new Python scripts, modified source files, example circuits, and updated Docker configuration.

If this PR has already been merged into the main branch by the time you read this report,

you can skip this step and the main branch will already contain all the integration code. If the PR is still pending, you must explicitly check it out as shown below.

```
1 git fetch origin pull/473/head:openroad-bridge
2 git checkout openroad-bridge
```

Listing 2.3: Checkout PR #473 OpenROAD Integration Branch

You can verify you are on the correct branch by running:

```
1 git branch
2 # Should show: * openroad-bridge
```

Listing 2.4: Verify current branch

2.2.4 Step 4: Install OpenROAD Flow Scripts

OpenROAD Flow Scripts is the open-source RTL-to-GDSII physical design flow that we are integrating with eSim. This step clones and builds the entire OpenROAD toolchain including Yosys (synthesis), OpenROAD (place and route), and all supporting utilities. The build process takes approximately 30–60 minutes depending on your machine.

```
1 git clone --recursive \
2   https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git
3 cd OpenROAD-flow-scripts
4 ./build_openroad.sh --local
```

Listing 2.5: Clone and Build OpenROAD Flow Scripts

The `-recursive` flag is essential because OpenROAD has many git submodules (nested repositories) that must also be downloaded. The `-local` flag tells the build script to install tools locally in the repository folder rather than system-wide.

For the full official tutorial, refer to: <https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html>

2.2.5 Step 5: Launch eSim

After completing the above steps, launch eSim using the launcher script:

```
1 cd ~/eSim
2 bash scripts/launcher-esim.sh
```

Listing 2.6: Launch eSim with OpenROAD Integration

The launcher script sets up the required Python path, runs the setup configuration script, and starts the eSim GUI application. Once eSim opens, you will find the **OpenROAD-GDSII** button available in the workspace, which triggers the complete physical design flow.

2.3 Directory Structure of eSim

Understanding the directory structure of eSim is important for any intern or developer who wants to make modifications or debug issues. The key directories and their purposes are described below:

```

1 eSim/
2 |
3 |-- src/                # All Python source code
4 |   |-- frontEnd/       # PyQt5 GUI application entry point
5 |   |-- maker/          # Core backend orchestration modules
6 |   |   |-- Maker.py    # Makerchip tab (Verilog file
   |   |   |management)
7 |   |   |-- NgVeri.py   # NgVeri tab (Verilog to Ngspice)
8 |   |   |-- ModelGeneration.py # Ngspice code model generation
9 |   |   |-- createkicad.py # KiCad symbol file creation
10 |   |   |-- netlist_to_verilog.py # NEW: SPICE to Verilog + OpenROAD
   |   |runner
11 |   |   |-- OpenROAD.py # NEW: PyQt5 GUI bridge for OpenROAD
12 |   |   |-- Appconfig.py # Application configuration handler
13 |   |   |-- makerchip.py # Makerchip IDE integration
14 |
15 |-- Examples/          # Sample circuits for testing
16 |   |-- FullAdder/     # Full adder example (NEW)
17 |   |-- Half_Adder/   # Half adder with OpenROAD files (NEW)
18 |   |-- counter/      # Counter circuit example (NEW)
19 |
20 |-- library/           # Component and symbol libraries
21 |   |-- kicadLibrary/  # KiCad symbol files
22 |   |-- modelParamXML/ # XML parameter files for Ngspice
   |models
23 |
24 |-- scripts/           # Shell scripts for setup and launch
25 |   |-- launcher-esim.sh # Main eSim launcher (MODIFIED)
26 |   |-- setup-esim.sh  # First-run configuration (MODIFIED)
27 |
28 |-- nghdl/             # NGHDL (Ngspice+GHDL) related files
29 |   |-- install-nghdl-scripts/ # NGHDL installer scripts (MODIFIED)
30 |
31 |-- docker-launcher/   # Docker deployment infrastructure
32 |   |-- Dockerfile     # Multi-stage Docker image (MODIFIED)

```

Listing 2.7: eSim Complete Directory Structure

2.4 Installation Scripts Modified During This Internship

As part of the integration work, three shell scripts required modification to support the OpenROAD environment and fix compatibility issues with Ubuntu 22.04.

2.4.1 scripts/launcher-esim.sh

The launcher script is the main entry point for starting eSim. It was modified to export the correct Python path and ensure the application starts with all necessary environment variables set. The key change was ensuring that PYTHONPATH includes the eSim source directory so that all internal imports resolve correctly.

```
1 #!/bin/bash
2 # Launcher script for eSim (PR #473 OpenROAD Integration Version)
3
4 # Add eSim source to Python path so all imports work correctly
5 export PYTHONPATH=$HOME/eSim/src:$PYTHONPATH
6
7 # Suppress verbose Qt logging that clutters the terminal
8 export QT_LOGGING_RULES="qt5.*=false"
9
10 # Run the setup script on first launch to initialize config files
11 $HOME/eSim/scripts/setup-esim.sh
12
13 # Navigate to the eSim front-end directory
14 cd $HOME/eSim/src/frontEnd
15
16 # Start the eSim PyQt5 application
17 exec python3 ./Application.py "$@"
```

Listing 2.8: Updated launcher-esim.sh

2.4.2 scripts/setup-esim.sh

The setup script runs on first launch and creates the necessary configuration files for eSim and NGHDL. It checks whether the config directories already exist before writing them, so it is safe to run multiple times without overwriting user settings.

```
1 #!/usr/bin/bash
2 config_dir_esim="$HOME/.esim"
3 config_dir_nghdl="$HOME/.nghdl"
4 eSim_HOME="$HOME/eSim"
5 NGHDL_HOME="$HOME/nghdl-simulator"
6
7 # Only create eSim config if not already done
```

```
8 if [ ! -d "$config_dir_esim/.setup_done" ]; then
9     mkdir -p $config_dir_esim
10    echo "[eSim]" > $config_dir_esim/config.ini
11    echo "eSim_HOME = $eSim_HOME" >> $config_dir_esim/config.ini
12    echo "LICENSE = %(eSim_HOME)s/LICENSE" >> $config_dir_esim/config.
ini
13    touch "$config_dir_esim/.setup_done"
14 fi
```

Listing 2.9: Key section of setup-esim.sh

2.4.3 nghdl/install-nghdl-scripts/install-nghdl-22.04.sh

This script installs the NGHDL simulator (Ngspice with GHDL support). It was updated to fix package name changes in Ubuntu 22.04, particularly around LLVM version references. Ubuntu 22.04 ships with LLVM 14 by default, whereas the previous script assumed LLVM 11.

Chapter 3

eSim and OpenROAD Integration

3.1 What is OpenROAD?

OpenROAD (Open Roadmap for EDA) is a fully open-source, automated RTL-to-GDSII physical design flow developed under the DARPA OpenROAD programme. In simple terms, it takes your digital logic design written in Verilog and automatically converts it into a manufacturable chip layout file (GDSII format) that can be sent to a semiconductor foundry for fabrication.

Before OpenROAD existed, RTL-to-GDSII tools were exclusively proprietary and extremely expensive — often costing millions of dollars for a full institutional license. OpenROAD changed this by providing the complete flow for free, making it possible for universities, research groups, and individual designers to produce real chip layouts.

The OpenROAD flow uses the following individual tools:

- **Yosys** — Logic synthesis: converts Verilog RTL to a gate-level netlist using a standard cell library
- **OpenROAD app** — Handles floorplanning, placement, clock tree synthesis, and routing
- **KLayout** — Final GDSII viewer and DRC checking
- **Magic** — Additional layout viewing and LVS checking

The complete stage-by-stage breakdown of the OpenROAD flow is shown below:

Table 3.1: OpenROAD Flow Stages and Their Descriptions

Stage	Name	What Happens
1	Synthesis	Yosys converts the Verilog code to a netlist of logic gates from the sky130hd standard cell library.
2	Floorplan	The die area and core area boundaries are defined. IO pins are placed around the periphery.
3.1	Global Placement	All standard cells are placed approximately within the core area to minimize wire length.
3.2	IO Placement	Input/output pins are precisely placed.
3.3	Macro Placement	Any large memory blocks or IP macros are placed.
3.4	Resizing	Cells are resized and buffers inserted to meet timing.
3.5	Detail Placement	Final legal placement ensuring no overlaps.
4	CTS	A clock tree network is built to distribute the clock signal with minimal skew.
5	Routing	Metal wires are routed between all cells following design rules.
6	Final	DRC checking, GDS stream-out, final reports generated.

3.2 Why Integrate eSim with OpenROAD?

The integration of eSim with OpenROAD creates something that did not exist before: a completely free, open-source design flow that takes a circuit from initial schematic all the way to a chip layout. This has significant educational value because students can now:

- Design a circuit in eSim visually using KiCad schematics
- Simulate it to verify correct operation using Ngspice
- Generate a structural Verilog representation automatically
- Run physical design to see how the circuit would be laid out on silicon
- Visualize the chip layout in OpenROAD's GUI

This entire journey — from drawing a circuit to seeing a chip layout — happens within a single open-source toolchain, requiring no proprietary software or paid licenses. This is a significant contribution to open EDA education.

3.3 Integration Architecture Overview

The integration was implemented by creating two new Python modules in the `src/maker/` directory of eSim. These modules sit between eSim's existing simulation pipeline and the OpenROAD flow scripts, acting as a translation and orchestration layer.

The complete data flow through the integrated system is:

```
1 [User draws circuit in KiCad schematic editor]
2     |
3     v
4     KiCad exports schematic
5     as SPICE netlist (.cir)
6     |
7     v
8     eSim converts .cir to .cir.out
9     (Ngspice simulation output file)
10    |
11    v
12 [User clicks OpenROAD-GDSII button in eSim GUI]
13    |
14    v
15    OpenROAD.py (GUI bridge)
16    validates netlist path
17    and calls the script
18    |
19    v
20    netlist_to_verilog.py
21    reads .cir.out, finds .v file,
22    extracts module name, generates
23    config.mk and constraint.sdc
24    |
25    v
26    OpenROAD Flow Scripts (via Docker)
27    Stage 1: Synthesis (Yosys)
28    Stage 2: Floorplan
29    Stage 3: Placement
30    Stage 4: Clock Tree Synthesis
31    Stage 5: Routing
32    Stage 6: Final GDSII
33    |
34    v
35    OpenROAD GUI opens automatically
36    at furthest completed stage
37    showing the chip layout
```

Listing 3.1: Complete eSim to OpenROAD Data Flow

3.4 The netlist_to_verilog.py Module — Detailed Explanation

This is the most important file created during this internship. It is a 250-line Python script that acts as the complete automation engine for the OpenROAD integration. Every time a user clicks the OpenROAD-GDSII button in eSim, this script runs and handles the entire process from finding the Verilog file to launching the GUI.

3.4.1 Module Name Normalization

When eSim circuits are named by users, they often contain spaces, hyphens, parentheses, or other special characters that are illegal in Verilog identifiers (Verilog module names must follow IEEE 1364-2005 naming rules). The `normalize_module_name()` function sanitizes the circuit name to ensure it is a valid Verilog identifier while preserving the original case and meaning as much as possible.

```
1 def normalize_module_name(name):
2     """
3     Preserves original case (Halfwave_Rectifier stays Halfwave_Rectifier
4     ).
5     Only fixes invalid characters and collapses double underscores.
6     For example:
7         "Full Adder"      -> "Full_Adder"
8         "my-circuit!"    -> "my_circuit"
9         "RC__Filter"     -> "RC_Filter"
10    """
11    name = re.sub(r'[^a-zA-Z0-9_]', '_', name)
12    name = re.sub(r'_+', '_', name)
13    return name.strip('_')
```

Listing 3.2: Module Name Normalization Function

3.4.2 Intelligent Stage ODB Detection

One of the smart features of this integration is that it does not require the OpenROAD flow to complete fully before showing results. The script checks all possible stage output files from the last stage backwards, and opens the GUI at whichever stage completed successfully. This means if synthesis works but placement fails, the user can still see the synthesized netlist — they are not left with a blank screen.

```
1 STAGE_ODBS = [
2     ("6_final.odb",      "Stage 6 - Final"),
3     ("5_route.odb",     "Stage 5 - Routing"),
4     ("4_cts.odb",       "Stage 4 - Clock Tree Synthesis"),
5     ("3_5_place_dp.odb", "Stage 3.5 - Detail Placement"),
```

```

6     ("3_4_place_resized.odb", "Stage 3.4 - Resizing"),
7     ("3_3_place_mpl.odb",    "Stage 3.3 - Macro Placement"),
8     ("3_2_place_iop.odb",   "Stage 3.2 - IO Placement"),
9     ("3_1_place_gp.odb",    "Stage 3.1 - Global Placement"),
10    ("2_floorplan.odb",     "Stage 2 - Floorplan"),
11    ("1_synth.odb",        "Stage 1 - Synthesis"),
12 ]
13
14 def find_latest_odb(orfs_flow, module_name):
15     base_dir = os.path.join(
16         orfs_flow, "results", "sky130hd", module_name, "base")
17     for odb_file, stage_label in STAGE_ODBS:
18         full_path = os.path.join(base_dir, odb_file)
19         if os.path.isfile(full_path):
20             print(f"[v] Found: {stage_label} -> {odb_file}")
21             return odb_file, stage_label
22     return None, None

```

Listing 3.3: Stage ODB Detection — Checks All Stages

3.4.3 Automatic Clock Detection

Digital designs can be either combinational (no clock) or sequential (clocked, using flip-flops). The timing constraints for OpenROAD differ significantly between these two cases. The script automatically detects which type of design it is dealing with by searching the Verilog source for clock-related keywords, and generates the appropriate SDC timing constraint file accordingly.

```

1 def is_clocked_design(verilog_path):
2     with open(verilog_path, "r", encoding="utf-8") as f:
3         content = f.read()
4     return (
5         re.search(r"\bposedge\b", content) is not None or
6         re.search(r"\bnegedge\b", content) is not None or
7         re.search(r"\binput\s+.*\bclk\b",
8                 content, re.IGNORECASE) is not None or
9         re.search(r"\binput\b[^\n]*\bclock\b",
10                content, re.IGNORECASE) is not None
11    )

```

Listing 3.4: Automatic Clock Detection Logic

3.4.4 Automatic Config File Generation

The OpenROAD flow requires two configuration files: a `config.mk` Makefile fragment that specifies the design parameters, and a `constraint.sdc` file that specifies timing

constraints. These files were previously written manually. This integration generates them automatically from the circuit name and detected design type.

```

1 def build_config(module_name, project_name):
2     return f"""export DESIGN_NAME = {module_name}
3 export PLATFORM      = sky130hd
4 export VERILOG_FILES = \
5     ./designs/sky130hd/{project_name}/{project_name}.v
6 export SDC_FILE      = \
7     ./designs/sky130hd/{project_name}/constraint.sdc
8 export DIE_AREA     = 0 0 100 100
9 export CORE_AREA    = 10 10 90 90
10 """
11
12 def build_sdc(is_clocked):
13     if is_clocked:
14         return "create_clock [get_ports clk] -period 10\n"
15     return "set_units -time ns\n"

```

Listing 3.5: Automatic config.mk Generation

3.5 The OpenROAD.py Module — The GUI Bridge

While `netlist_to_verilog.py` does all the heavy lifting, the `OpenROAD.py` module is what connects eSim's GUI to that script. It is a PyQt5 class that handles user interaction, validates inputs, shows appropriate error messages, and triggers the conversion.

```

1 import os
2 import subprocess
3 from PyQt5 import QtWidgets
4
5 class OpenROADLogic:
6     def __init__(self, project_path):
7         self.project_path = project_path
8         self.project_name = os.path.basename(project_path)
9
10    def run(self):
11        home_dir = os.path.expanduser("~")
12        script_path = os.path.join(
13            home_dir, "eSim", "src", "maker",
14            "netlist_to_verilog.py")
15        netlist_path = os.path.join(
16            self.project_path,
17            f"{self.project_name}.cir.out")
18
19        if not os.path.exists(netlist_path):
20            QtWidgets.QMessageBox.critical(

```

```
21         None, "Error",
22         "Netlist (.cir.out) not found!\n\n"
23         "Please run 'Convert KiCad to Ngspice' first.")
24     return
25
26     try:
27         result = subprocess.run(
28             ['python3', script_path, netlist_path],
29             capture_output=True, text=True)
30
31         if result.returncode == 0:
32             QtWidgets.QMessageBox.information(
33                 None, "Success",
34                 f"Verilog conversion successful for "
35                 f"'{self.project_name}'!\n\n"
36                 "Ready for OpenROAD synthesis.")
37         else:
38             QtWidgets.QMessageBox.warning(
39                 None, "Script Error",
40                 f"The conversion script failed:\n\n"
41                 f"{result.stderr}")
42
43     except Exception as e:
44         QtWidgets.QMessageBox.critical(
45             None, "Execution Error",
46             f"Could not trigger the conversion script:\n{str(e)}")
```

Listing 3.6: Complete OpenROAD.py Module

Chapter 4

Docker Setup and Deployment

4.1 Why Docker for This Integration?

When building a complex software integration like eSim + OpenROAD, one of the biggest challenges is dependency management. OpenROAD alone depends on dozens of libraries at specific versions — CMake, Boost, TCL, SWIG, and many others. If these are installed system-wide, they can conflict with other software on the machine. Additionally, different users on different machines will inevitably have slightly different library versions, leading to the classic “it works on my machine” problem.

Docker solves this entirely by packaging the complete environment — the operating system, all libraries, all tools, all configuration — into a single image file. When you run that image, you always get exactly the same environment, regardless of what host machine you are on.

The specific advantages for this integration are:

- **Reproducibility** — Every user runs the exact same environment. If it works for the developer, it will work for the next intern.
- **Dependency isolation** — OpenROAD’s complex dependencies are contained inside the Docker image and cannot interfere with the host system.
- **Version pinning** — The specific versions of OpenROAD, eSim, KiCad, and all tools are locked into the image, preventing unexpected breakage from updates.
- **Easy onboarding** — A new intern or user can get a fully working eSim + OpenROAD environment with a single `docker pull` command, without spending days on installation.
- **Cross-machine portability** — The same Docker image works on any Linux ma-

chine, making it easy to share work.

4.2 Existing Docker Infrastructure in eSim

The FOSSEE eSim repository already contained a `docker-launcher/` folder with a sophisticated multi-stage Dockerfile before this internship began. This Dockerfile built a complete eSim environment with:

- Ubuntu 22.04 LTS as the base operating system
- KiCad 6.0 with all symbol libraries
- Ngspice for SPICE simulation
- GHDL for VHDL simulation
- Verilator for Verilog simulation
- GAW3 waveform viewer (built from source)
- Python 3 virtual environment with all eSim dependencies
- TigerVNC server for remote GUI access
- noVNC for browser-based GUI access
- XFCE4 desktop environment inside the container

This was an excellent foundation. The task during this internship was to extend this Dockerfile by adding an OpenROAD installation stage.

4.3 OpenROAD Addition to the Dockerfile

The following block was added to the existing Dockerfile immediately before the `ENTRYPOINT` instruction. This placement ensures that OpenROAD is installed after all eSim components are in place, and that the OpenROAD tools are available in the `PATH` when eSim starts.

```
1 #####
2 # Install OpenROAD Flow Scripts
3 #####
4 USER root
5
6 RUN apt-get update && apt-get install -y \
7     cmake ninja-build tcl-dev libreadline-dev \
8     libffi-dev libboost-all-dev swig \
9     && rm -rf /var/lib/apt/lists/*
10
```

```
11 RUN git clone --recursive \  
12     https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git \  
13     /opt/openroad \  
14     && cd /opt/openroad \  
15     && ./build_openroad.sh --local  
16  
17 ENV PATH="/opt/openroad/tools/install/OpenROAD/bin:${PATH}"  
18 ENV OPENROAD_HOME=/opt/openroad  
19  
20 RUN chown -R ${USERNAME}:${USERNAME} /opt/openroad  
21  
22 USER ${USERNAME}
```

Listing 4.1: OpenROAD Block Added to docker-launcher/Dockerfile

4.4 Building and Running the Docker Image

4.4.1 Build the Image

The following command builds the complete eSim + OpenROAD Docker image. Note that this will take a significant amount of time (1–2 hours) because it compiles OpenROAD entirely from source. This only needs to be done once.

```
1 cd ~/eSim/docker-launcher  
2 docker build -t esim-openroad:latest .
```

Listing 4.2: Build Docker Image

4.4.2 Run with X11 on Linux

If you are running on a local Linux machine with an X11 display server, use this command to run the container with GUI support:

```
1 docker run -it \  
2     -e DISPLAY=$DISPLAY \  
3     -v /tmp/.X11-unix:/tmp/.X11-unix \  
4     esim-openroad:latest
```

Listing 4.3: Run Container with X11 Display

4.4.3 Run with VNC (any OS)

If you are on Windows, macOS, or a remote server without X11, use VNC mode. This starts a VNC server inside the container and exposes it on port 6080. You can then access the eSim GUI through any web browser:

```
1 docker run -it -p 6080:6080 esim-openroad:latest --vnc
```

Listing 4.4: Run Container with VNC Mode

Then open your browser and navigate to: <http://localhost:6080/vnc.html>

Chapter 5

Comprehensive Code Comparison

5.1 Overview of Changes

This chapter provides a complete summary of every file that was created or modified during this internship. Understanding what changed and why is essential for any future intern or developer who wants to build on this work, fix issues, or extend the integration further.

The changes fall into three categories:

1. **New files** — Files that did not exist before and were created entirely during this internship
2. **Modified files** — Existing eSim files that were updated to support the OpenROAD integration or fix portability issues
3. **New examples** — New circuit examples that demonstrate the integration and serve as test cases

5.2 Summary of All Changes

5.3 Detailed Analysis of Key Changes

5.3.1 Changes to `Maker.py`

The `Maker.py` file is the PyQt5 widget class for the Makerchip tab in eSim. It was originally written with hardcoded absolute paths that contained the original developer's username. This meant it would fail immediately on any other machine where the username was different.

Table 5.1: Complete List of Modified and Added Files

File Path	Status	Purpose
src/maker/netlist_to_verilog.py	NEW	Core SPICE-to-Verilog translator and OpenROAD flow runner
src/maker/OpenROAD.py	NEW	PyQt5 GUI bridge connecting eSim button to the conversion script
src/maker/Maker.py	Modified	Fixed hardcoded paths for portability
src/maker/NgVeri.py	Modified	Safer file handling, fixed lint_off path operations
src/maker/ModelGeneration.py	Modified	Extended for digital cell model generation
src/maker/createkicad.py	Modified	Updated KiCad symbol integration
scripts/launcher-esim.sh	Modified	Added PYTHONPATH and Qt env variable exports
scripts/setup-esim.sh	Modified	Updated config path generation
nghdl/install-nghdl-22.04.sh	Modified	Fixed Ubuntu 22.04 LLVM package compatibility
docker-launcher/Dockerfile	Modified	Added OpenROAD installation stage
library/kicadLibrary/eSim-symbols/ eSim_Ngveri.kicad_sym	Modified	Added new digital symbols for OpenROAD-compatible designs
library/modelParamXML/Ngveri/counter.xml	NEW	Counter circuit Ngspice model parameters
library/modelParamXML/Ngveri/fulladder.xml	NEW	Full adder Ngspice model parameters
library/modelParamXML/Ngveri/halfwave_rectifier.xml	NEW	Halfwave rectifier model parameters
Examples/FullAdder/ (multiple files)	NEW	Complete full adder example with KiCad and OpenROAD files
Examples/Half_Adder/ (multiple files)	NEW	Half adder with .v, .sdc, config.mk ready for OpenROAD
Examples/counter/	NEW	Counter circuit example

The fix was straightforward but important: replace all hardcoded paths with dynamic paths using `os.path.expanduser()` which returns the current user's home directory regardless of username.

```

1 # BEFORE (broken on any machine except original developer's):
2 init_path = '/home/adarsh_10811/eSim/'
3
4 # AFTER (works on any machine, any username):
5 init_path = os.path.expanduser("~/eSim/")

```

Listing 5.1: Maker.py Path Fix for Portability

5.3.2 Changes to NgVeri.py

The NgVeri.py file handles the NgVeri tab in eSim, which manages the conversion of Verilog models to Ngspice code models. Two key issues were fixed:

Issue 1: Unsafe path construction

String concatenation for file paths is fragile and platform-dependent. The code was updated to use `os.path.join()` which correctly handles path separators on all operating systems.

```

1 # BEFORE: String concatenation -- fragile and Linux-specific
2 file = open(init_path + "library/tlv/lint_off.txt", 'r')
3
4 # AFTER: os.path.join -- correct on all platforms
5 file_path = os.path.join(init_path, "library", "tlv", "lint_off.txt")
6 with open(file_path, 'r') as file:
7     data = file.readlines()

```

Listing 5.2: NgVeri.py Safer Path Construction

Issue 2: Missing exception handling in lint_off_edit()

The `lint_off_edit()` function previously had no error handling around file operations. If the `lint_off.txt` file was missing or unreadable, the application would crash silently. A `try/except` block was added to show a proper error dialog instead.

```

1 try:
2     file_path = os.path.join(init_path, "library/tlv/lint_off.txt")
3     with open(file_path, 'r') as file:
4         data = file.readlines()
5     data = [line for line in data if line.strip() != text]
6     with open(file_path, 'w') as file:
7         file.writelines(data)
8 except Exception as e:
9     QtWidgets.QMessageBox.warning(
10         None, "Warning",
11         f"Could not remove lint_off entry '{text}'",
12         QtWidgets.QMessageBox.Ok

```

13

)

Listing 5.3: NgVeri.py Exception Handling Added

Chapter 6

Detailed File-by-File Analysis

6.1 netlist_to_verilog.py — Complete Analysis

6.1.1 The Problem This File Solves

eSim generates SPICE netlists (`.cir.out`) after simulation. These files describe circuit behavior in terms of voltages, currents, and component models. However, OpenROAD requires a completely different input format: structural Verilog (`.v`), which describes the circuit as a hierarchy of logic gates and their interconnections.

The problem is not just format conversion. SPICE net names often contain characters that are illegal in Verilog (spaces, brackets, slashes, etc.), and SPICE does not have the concept of a “module name” the way Verilog does. The `netlist_to_verilog.py` script handles all of these translation challenges automatically, without requiring the user to understand any of this complexity.

6.1.2 Verilog File Search Logic

Rather than requiring the user to specify exactly where the Verilog file is, the script searches multiple candidate locations automatically. This makes the flow much more user-friendly — the user just clicks a button and the script figures out where everything is.

```
1 def find_generated_verilog(selected_path, project_name, orfs_design_dir)
2     :
3     project_dir = os.path.dirname(selected_path) or "."
4     home_dir    = os.path.expanduser("~")
5
6     candidates = [
7         os.path.join(project_dir, f"{project_name}.v"),
8         os.path.join(home_dir, f"{project_name}.v"),
```

```
8     os.path.join(orfs_design_dir, f"{project_name}.v"),
9     selected_path.replace(".cir.out", ".v"),
10 ]
11
12 for path in candidates:
13     if os.path.isfile(path):
14         print(f"[v] Found Verilog: {path}")
15         return path
16
17 return None
```

Listing 6.1: Multi-location Verilog File Search

6.1.3 Main Flow Execution

The `main()` function orchestrates the complete flow from receiving the `.cir.out` path to launching the OpenROAD GUI. Each step is clearly logged to the terminal so users can see exactly what is happening and where any issues occur.

```
1 def main():
2     selected_path = os.path.abspath(sys.argv[1])
3     project_name = os.path.basename(selected_path)\
4         .replace(".cir.out", "")
5
6     orfs_root = os.path.expanduser("~/OpenROAD-flow-scripts")
7     if not os.path.isdir(orfs_root):
8         fail("OpenROAD not found. Please install it first.")
9
10    design_dir = os.path.join(
11        orfs_root, "flow", "designs", "sky130hd", project_name)
12    os.makedirs(design_dir, exist_ok=True)
13
14    verilog_path = find_generated_verilog(
15        selected_path, project_name, design_dir)
16
17    module_name = normalize_module_name(
18        extract_top_module_name(verilog_path))
19    clocked = is_clocked_design(verilog_path)
20
21    shutil.copyfile(verilog_path,
22        os.path.join(design_dir, f"{project_name}.v"))
23    write_file(os.path.join(design_dir, "constraint.sdc"),
24        build_sdc(clocked))
25    write_file(os.path.join(design_dir, "config.mk"),
26        build_config(module_name, project_name))
27
28    cmd = [docker_shell, "make",
```

```

29     f"DESIGN_CONFIG=./designs/sky130hd/{project_name}/config.mk",
30     "finish"]
31     subprocess.run(cmd, cwd=orfs_flow, env=env)
32
33     stage_odb, stage_label = find_latest_odb(orfs_flow, module_name)
34     # ... write TCL script and launch openroad -gui

```

Listing 6.2: Main Function Flow in netlist_to_verilog.py

6.2 Example Circuits

6.2.1 Half Adder Example

The Half Adder is the simplest example that demonstrates the complete eSim-to-OpenROAD flow. A half adder takes two single-bit inputs (A and B) and produces a Sum output (A XOR B) and a Carry output (A AND B). It was chosen as the first example because its logic is simple enough to verify manually, yet complex enough to demonstrate the full flow.

```

1 module Half_Adder (
2     input  A,
3     input  B,
4     output Sum,
5     output Carry
6 );
7     assign Sum    = A ^ B;
8     assign Carry = A & B;
9 endmodule

```

Listing 6.3: Half Adder Verilog (Half_Adder.v)

```

1 export DESIGN_NAME    = Half_Adder
2 export PLATFORM      = sky130hd
3 export VERILOG_FILES = \
4     ./designs/sky130hd/Half_Adder/Half_Adder.v
5 export SDC_FILE      = \
6     ./designs/sky130hd/Half_Adder/constraint.sdc
7 export DIE_AREA      = 0 0 100 100
8 export CORE_AREA     = 10 10 90 90

```

Listing 6.4: Half Adder OpenROAD Config (config.mk)

```

1 # Combinational design -- no clock constraint needed
2 set_units -time ns

```

Listing 6.5: Half Adder Timing Constraints (Half_Adder.sdc)

6.2.2 Full Adder Example

The Full Adder extends the Half Adder by adding a carry-in input. It adds three single-bit inputs (A, B, and Cin) and produces a Sum and a Carry-out. This example demonstrates that the integration works for slightly more complex designs with more ports and internal logic.

6.2.3 Counter Example

The Counter example demonstrates a sequential (clocked) design. Unlike the Half Adder and Full Adder which are combinational, the counter uses flip-flops and requires a clock signal. This exercises the clock detection logic in `netlist_to_verilog.py` and verifies that the correct clock constraint SDC is generated.

Chapter 7

Guidance for Future Interns

7.1 Where This Work Left Off

This chapter is written specifically for the next intern or developer who will continue this work. It explains the current state of the integration, what works, what does not work yet, and what the most valuable next steps would be.

As of May 2026, the following has been completed and works:

- The `netlist_to_verilog.py` script correctly finds Verilog files, generates config files, and launches the OpenROAD flow
- The `OpenROAD.py` GUI bridge connects the eSim button to the script
- The Docker image builds successfully with eSim + OpenROAD
- The Half Adder, Full Adder, and Counter examples work through the complete flow
- The intelligent stage detection opens the GUI at the furthest completed stage

The following areas need further work:

- The actual SPICE-to-Verilog conversion (parsing the `.cir.out` file and generating the `.v` file) currently requires the user to have a `.v` file already. A future intern should implement the actual netlist parser.
- The OpenROAD-GDSII button needs to be properly wired into the eSim GUI in `src/frontEnd/`
- Testing on more complex circuit examples beyond the basic digital gates
- Automatic handling of analog components that cannot be directly synthesized

7.2 How to Set Up the Development Environment

If you are starting as a new intern and want to continue this work, follow these steps exactly:

```
1 # Step 1: Install Docker
2 sudo apt-get update
3 sudo apt-get install -y docker.io
4 sudo systemctl start docker
5 sudo usermod -aG docker $USER
6 # LOG OUT AND LOG BACK IN after this step!
7
8 # Step 2: Clone eSim
9 git clone https://github.com/FOSSEE/eSim.git
10 cd eSim
11
12 # Step 3: Checkout the OpenROAD integration branch
13 git fetch origin pull/473/head:openroad-bridge
14 git checkout openroad-bridge
15
16 # Step 4: Install OpenROAD (takes 30-60 minutes)
17 cd ~
18 git clone --recursive \
19     https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts.git
20 cd OpenROAD-flow-scripts
21 ./build_openroad.sh --local
22
23 # Step 5: Launch eSim
24 cd ~/eSim
25 bash scripts/launcher-esim.sh
```

Listing 7.1: Complete Setup for New Interns

7.3 Key Files to Understand First

If you are a new intern trying to understand the codebase quickly, start by reading these files in this order:

1. **src/maker/OpenROAD.py** — Short and simple. Shows how the GUI calls the script.
2. **src/maker/netlist_to_verilog.py** — The main script. Read the function names and docstrings first, then the `main()` function.
3. **docker-launcher/Dockerfile** — Understand what tools are installed and in what order.

4. **Examples/Half_Adder/** — Look at all the files in this directory to understand what inputs and outputs the flow expects.
5. **src/maker/NgVeri.py** — Understand how the existing NgVeri tab works, as OpenROAD follows a similar pattern.

7.4 Common Issues and Troubleshooting

- **“OpenROAD not found” error** — Make sure you have cloned and built OpenROAD-flow-scripts in your home directory. Check that `~/OpenROAD-flow-scripts/` exists.
- **“Netlist not found” error** — You must run “Convert KiCad to Ngspice” in eSim before clicking the OpenROAD button. The `.cir.out` file must exist in the project folder.
- **“Verilog file not found” error** — Place your `.v` file in the same directory as the `.cir.out` file, or in your home directory. The script searches both locations.
- **Docker permission error** — Run `sudo usermod -aG docker $USER` and then log out and log back in. The group change does not take effect until you re-login.
- **OpenROAD GUI does not open** — Check that the flow at least completed synthesis. Look in `~/OpenROAD-flow-scripts/flow/logs/sky130hd/` for error logs.

Chapter 8

Conclusion and Future Work

8.1 Conclusion

This internship successfully delivered the foundational infrastructure for integrating eSim with the OpenROAD physical design flow. Before this work, eSim users had no path from their circuit designs to physical chip layouts. After this work, the complete pipeline exists: draw a circuit in eSim, simulate it, click one button, and watch the OpenROAD flow synthesize, place, and route the design on the SkyWater 130nm PDK.

The key contributions of this internship are:

1. **netlist_to_verilog.py** — A 250+ line Python script that intelligently bridges eSim’s SPICE world with OpenROAD’s Verilog world, handling module name sanitization, clock detection, config generation, flow execution, and GUI launching automatically.
2. **OpenROAD.py** — A clean PyQt5 GUI bridge that connects the eSim button press to the conversion script with proper error handling and user feedback.
3. **Docker Integration** — Extended the existing eSim Dockerfile to include OpenROAD, enabling one-command deployment of the complete integrated environment.
4. **Portability Fixes** — Fixed hardcoded paths in `Maker.py` and `NgVeri.py` that would have prevented the code from running on any machine other than the original developer’s.
5. **Example Circuits** — Three working example circuits (Half Adder, Full Adder, Counter) that demonstrate and validate the integration.
6. **Documentation** — Complete README files and this report that explain the integration in detail for future interns.

All of this work is available publicly as Pull Request #473 on FOSSEE/eSim and as the dedicated plugin repository at https://github.com/FOSSEE/eSim-to-OpenROAD_Design_Flow_Plugin.

8.2 Future Work

The following directions are recommended for future interns who continue this project:

- **Complete SPICE-to-Verilog Parser** — Implement a proper parser that reads the `.cir.out` netlist and generates the `.v` file automatically, eliminating the need for users to provide the Verilog file manually.
- **GUI Integration** — Wire the OpenROAD-GDSII button properly into the eSim main window GUI in `src/frontEnd/`.
- **More Example Circuits** — Add examples for flip-flops, multiplexers, decoders, ALUs, and other common digital circuits.
- **PDK Selection** — Allow users to choose between sky130hd and other open PDKs like GF180MCU from the eSim interface.
- **Flow Result Display** — Show timing reports, area reports, and DRC results directly inside the eSim GUI after the OpenROAD flow completes.
- **Analog-Digital Boundary** — Develop a methodology for handling mixed-signal designs where some components are analog (handled by Ngspice) and some are digital (handled by OpenROAD).

References

1. FOSSEE eSim Repository: <https://github.com/FOSSEE/eSim>
2. PR #473 — eSim to OpenROAD Integration: <https://github.com/FOSSEE/eSim/pull/473>
3. eSim to OpenROAD Plugin Repository: https://github.com/FOSSEE/eSim-to-OpenROAD_Design_Flow_Plugin
4. OpenROAD Flow Scripts: <https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts>
5. OpenROAD Flow Tutorial: <https://openroad-flow-scripts.readthedocs.io/en/latest/tutorials/FlowTutorial.html>
6. SkyWater 130nm PDK: <https://github.com/google/skywater-pdk>
7. Docker Documentation: <https://docs.docker.com>
8. KiCad EDA: <https://www.kicad.org>
9. Ngspice Manual: <http://ngspice.sourceforge.net/docs.html>
10. FOSSEE IIT Bombay: <https://fossee.in>